Datasheet4U Logo Datasheet4U.com

EM66932A - 4M x 32 Hand-Held Low Power SDRAM

Description

Table 1.

Input Clock: CLK is driven by the system clock.

All SDRAM input signals are sampled on the positive edge of CLK.

Features

  • Clock rate: 133/125/100 MHz Fully synchronous operation Internal pipelined architecture Four internal banks (1M x 32bit x 4bank) Programmable Mode - CAS# Latency: 1, 2 & 3 - Burst Length: 1, 2, 4, 8, or full page - Burst Type: Sequential & Interleave - Burst-Read-Single-Write - Driving Strenght : Full & Half - PASR (Partial Array Self Refresh) - TCSR (Temperature Compensated Self Refresh).
  • Burst stop function.
  • Individual byte controlled by DQM0-3.
  • Auto Refresh and Self.

📥 Download Datasheet

Datasheet Details

Part number EM66932A
Manufacturer Etron Technology
File Size 198.84 KB
Description 4M x 32 Hand-Held Low Power SDRAM
Datasheet download datasheet EM66932A Datasheet

Full PDF Text Transcription

Click to expand full text
EtronTech Features Clock rate: 133/125/100 MHz Fully synchronous operation Internal pipelined architecture Four internal banks (1M x 32bit x 4bank) Programmable Mode - CAS# Latency: 1, 2 & 3 - Burst Length: 1, 2, 4, 8, or full page - Burst Type: Sequential & Interleave - Burst-Read-Single-Write - Driving Strenght : Full & Half - PASR (Partial Array Self Refresh) - TCSR (Temperature Compensated Self Refresh) • Burst stop function • Individual byte controlled by DQM0-3 • Auto Refresh and Self Refresh • • • • • EM66932A Preliminary (Rev 0.1 June/2003) • 4096 refresh cycles/64ms • Single 3.0V, or 3.3V power supply • Interface: LVTTL •Package : 90 ball-FBGA, 11x13mm, Lead Free 4M x 32 Hand-Held Low Power SDRAM (LPSDRAM) Ordering Information Part Number EM66932ABG-7.
Published: |