Datasheet4U Logo Datasheet4U.com

XRT84L38 - OCTAL T1/E1/J1 FRAMER

Description

The XRT84L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framing controller.

The XRT84L38 contains an integrated DS1/E1/J1 framer which provides DS1/E1/J1 framing and error accumulation in accordance with ANSI/ITU_T specifications.

Features

  • (next page) FIGURE 1. XRT84L38 8-.

📥 Download Datasheet

📁 Similar Datasheet

  • XRT81L27 - SEVEN CHANNEL E1 LINE INTERFACE UNIT (Exar)
  • XRT83VSH316 - 16-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT (MaxLinear)
  • XRT83VSH38 - 8-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT (MaxLinear)
  • XRT85L61 - BITS (BUILDING INTEGRATED TIMING SUPPLY) CLOCK EXTRACTOR (Exar)
  • XRT86VL30 - T1/E1/J1 BITS ELEMENT - HARDWARE MANUAL (Exar)
  • XRT86VX38A - OCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION (Exar)
  • XRT5990 - Single Chip Pulse / Tone Dialer (Exar)
  • XRT71D03 - 3 CHANNEL E3/DS3/STS-1 JITTER ATTENUATOR (Exar)
  • XRT7296 - INTEGRATED LINE TRANSMITTER (Exar)
  • XRT72L13 - M13 MULTIPLEXER/CLEAR CHANNEL DS3 FRAMER IC (ETC)
Other Datasheets by Exar Corporation
  • XRT8000 - CLOCK SYNCHRONIZER/ADAPTER FOR COMMUNICATIONS
  • XRT8001 - WAN Clock for T1 and E1 Systems
  • XRT8010 - 312MHZ CLOCK & CRYSTAL MULTIPLIER WITH LVDS OUTPUTS
  • XRT82D20 - SINGLE CHANNEL E1 LINE INTERFACE UNIT
  • XRT82L24 - QUAD E1 LINE TRANSCEIVER
  • XRT82L24A - QUAD E1 LINE TRANSCEIVER
  • XRT83D10 - SINGLE CHANNEL DS1/CEPT LINE INTERFACE UNIT
  • XRT83L30 - SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com SEPTEMBER 2006 XRT84L38 OCTAL T1/E1/J1 FRAMER REV. 1.0.1 GENERAL DESCRIPTION The XRT84L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framing controller. The XRT84L38 contains an integrated DS1/E1/J1 framer which provides DS1/E1/J1 framing and error accumulation in accordance with ANSI/ITU_T specifications. Each framer has its own framing synchronizer and transmit-receive slip buffers, and can be independently enabled or disabled as required and can be configured to frame to the common DS1/E1/J1 signal formats Each Framer block contains its own Transmit and Receive T1/E1/J1 Framing function including 3 HDLC controllers to support V5.2. Each Transmit HDLC controller encapsulates contents of the Transmit HDLC buffers into LAPD Message frames.
Published: |