Click to expand full text
N‐Channel Logic Level Enhancement Mode Field Effect Transistor
Product Summary:
BVDSS
30V
D
RDSON (MAX.)
3.7mΩ
ID
78A
G
UIS, Rg 100% Tested
S
Pb‐Free Lead Plating & Halogen Free
EMP37N03H
ABSOLUTE MAXIMUM RATINGS (TA = 25 °C Unless Otherwise Noted) PARAMETERS/TEST CONDITIONS
SYMBOL
LIMITS
Gate‐Source Voltage
Continuous Drain Current
TC = 25 °C TC = 100 °C
TA = 25 °C
Pulsed Drain Current1
TA = 70 °C
Avalanche Current
Avalanche Energy Repetitive Avalanche Energy2
L = 0.1mH, ID=60A, RG=25Ω L = 0.05mH
Power Dissipation
TC = 25 °C TC = 100 °C
Operating Junction & Storage Temperature Range
VGS ID
IDM IAS EAS EAR PD Tj, Tstg
±20 78 47 20 16 160 60 180 90 50 20 ‐55 to 150
100% UIS testing in condition of VD=15V, L=0.