Datasheet4U Logo Datasheet4U.com

CCD8091 - 9K x 128 Element Delay and Integration Sensor

Description

The CCD8091 is a 9216 pixel x 128 line, high speed TDI sensor.

The active imaging area is organized as 9216 vertical columns and 128 horizontal TDI rows.

The array is set up for bi-directional operation.

Features

  • 9216 pixels per line.
  • Number of TDI stages electronically selectable: {4, 8, 16, 32, 64, 96, 128}.
  • Bi-directional TDI (shift up or down).
  • 6 outputs.
  • each capable of 20MHz data rate.
  • 160MHz total data rate.
  • 100% fill factor.
  • 8.75µm x 8.75µm pixel size.
  • On-chip binning capability.

📥 Download Datasheet

Datasheet Details

Part number CCD8091
Manufacturer Fairchild Imaging
File Size 1.13 MB
Description 9K x 128 Element Delay and Integration Sensor
Datasheet download datasheet CCD8091 Datasheet

📁 Similar Datasheet

Other Datasheets by Fairchild Imaging
  • CCD10121 - 12K x 128 Element Delay and Integration CCD
  • CCD133A - 1024 Element High Speed Linear Image Sensor
  • CCD134 - 1024 Element Linear Image Sensor
  • CCD181 - Variable-Element High-Speed Linear Image Sensor
  • CCD21241 - 24k x 64 Element Time Delay Integration Sensor
  • CCD3041 - Front-Illuminated 2K x 2K Full Frame CCD Image Sensor
  • CCD5045 - Time Delay Integration Line Scan Sensor
  • CCD5061 - 6k x 128 Element Time Delay Integration Sensor

Full PDF Text Transcription

Click to expand full text
CCD8091 9K x 128 Element TDI – Time, Delay and Integration Sensor FEATURES • 9216 pixels per line • Number of TDI stages electronically selectable: {4, 8, 16, 32, 64, 96, 128} • Bi-directional TDI (shift up or down) • 6 outputs — each capable of 20MHz data rate — 160MHz total data rate • 100% fill factor • 8.75µm x 8.75µm pixel size • On-chip binning capability GENERAL DESCRIPTION The CCD8091 is a 9216 pixel x 128 line, high speed TDI sensor. The active imaging area is organized as 9216 vertical columns and 128 horizontal TDI rows. The array is set up for bi-directional operation. There are identical output registers and amplifiers on both the top and the bottom of the array. The outputs to be used (either top or bottom) are user-selectable and controlled by the vertical clock timing.
Published: |