24W04 Datasheet PDF - Fairchild Semiconductor NM24W04 Specs

24W04 - NM24W04

Datasheet Summary

Description

The NM24Wxx devices are 2048/4096/8192/16,384 bits, respectively, of CMOS non-volatile electrically erasable memory.

These devices conform to all specifications in the IIC 2-wire protocol and are designed to minimize device pin count, and simplify PC board layout requirements.

Features

s Hardware Write Protect for entire memory s Low Power CMOS 200µA active current typical 10µA standby current typical 1µA standby typical (L) 0.1µA standby typical (LZ) s IIC Compatible interface.
Provides bidirectional data transfer protocol s Sixteen byte page write mode.
Minimizes total write time per byte s Self timed write cycle.
Typical write cycle time of 6ms s Endurance: 1,000,000 data changes s Data retention greater than 40 years s Packages available: 8-pin D.

Datasheet Details

Part number	24W04
Manufacturer	Fairchild Semiconductor
File Size	98.69 KB
Description	NM24W04
Datasheet	24W04 Datasheet
Additional preview pages of the 24W04 datasheet.

📁 Similar Datasheet

24W08 - ST24W08 (ST Microelectronics)

24WC02 - 1K/2K/4K/8K/16K-Bit Serial E2PROM (CatalystSemiconductor)

24WC04 - CAT24WC04 (Catalyst Semiconductor)

24WC04W - CAT24WC04 (Catalyst Semiconductor)

24WC05J - CAT24WC05J (Catalyst Semiconductor)

24WC08 - CAT24WC08 (Catalyst Semiconductor)

24WC128 - 128K-Bit I2C Serial CMOS E2PROM (CatalystSemiconductor)

24WC16 - 1K/2K/4K/8K/16K-Bit Serial E2PROM (CatalystSemiconductor)

24WC16P - 1K/2K/4K/8K/16K-Bit Serial E2PROM (Catalyst Semiconductor)

24WC32 - 32K/64K-Bit I2C Serial CMOS E2PROM (CatalystSemiconductor)

Full PDF Text Transcription

Click to expand full text

NM24Wxx 2K/4K/8K/16K-Bit Standard 2-Wire Bus Interface Serial EEPROM with Full Array Write Protect PRELIMINARY March 1999 NM24Wxx 2K/4K/8K/16K-Bit Standard 2-Wire Bus Interface Serial EEPROM with Full Array Write Protect General Description The NM24Wxx devices are 2048/4096/8192/16,384 bits, respectively, of CMOS non-volatile electrically erasable memory. These devices conform to all specifications in the IIC 2-wire protocol and are designed to minimize device pin count, and simplify PC board layout requirements. The entire ememory can be disabled (Write Protected) by connecting the WP pin to VCC. The memory then becomes unalterable unless WP is switched to VSS.

Published: Jan 21, 2011 |