Datasheet4U Logo Datasheet4U.com

74283 - 4-Bit Binary Adder

General Description

These full adders perform the addition of two 4-bit binary numbers.

The sum (∑) outputs are provided for each bit and the resultant carry (C4) is obtained from the fourth bit.

These adders feature full internal look ahead across all four bits.

Key Features

  • s Full-carry look-ahead across the four bits s Systems achieve partial look-ahead performance with the economy of ripple carry s Typical add times Two 8-bit words 25 ns Two 16-bit words 45 ns s Typical power dissipation per 4-bit adder 95 mW Ordering Code: Order Number DM74LS283M DM74LS283N Package Number M16A N16E Package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74283 4-Bit Binary Adders National Semiconductor
74284 4-bit parallel binary multiplier San Mao
7420 Dual 4-Input Positive NAND Gate NTE
74221 Dual non-retriggerable monostable multivibrator NXP
74221 Dual Monostable Multivibrators Hitachi Semiconductor

Other Datasheets by Fairchild (now onsemi)

Part Number Description
7420 Dual 4-Input NAND Gates
7421 Dual 4-Input Positive AND Gate
74221 Dual Non-Retriggerable Monostable Multivibrator
74240 Octal 3-STATE Buffer/Line Driver/Line Receiver
74244 Octal 3-STATE Buffer/Line Driver/Line Receiver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DM74LS283 4-Bit Binary Adder with Fast Carry August 1986 Revised March 2000 DM74LS283 4-Bit Binary Adder with Fast Carry General Description These full adders perform the addition of two 4-bit binary numbers. The sum (∑) outputs are provided for each bit and the resultant carry (C4) is obtained from the fourth bit. These adders feature full internal look ahead across all four bits. This provides the system designer with partial lookahead performance at the economy and reduced package count of a ripple-carry implementation. The adder logic, including the carry, is implemented in its true form meaning that the end-around carry can be accomplished without the need for logic or level inversion.