Datasheet4U Logo Datasheet4U.com

74ABT377 - Octal D-Type Flip-Flop

Datasheet Summary

Description

The ABT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs.

The common buffered Clock (CP) input loads all flip-flops simultaneously when the Clock Enable (CE) is LOW.

The register is fully edge-triggered.

Features

  • s Clock enable for address and data synchronization.

📥 Download Datasheet

Datasheet preview – 74ABT377

Datasheet Details

Part number 74ABT377
Manufacturer Fairchild Semiconductor
File Size 101.67 KB
Description Octal D-Type Flip-Flop
Datasheet download datasheet 74ABT377 Datasheet
Additional preview pages of the 74ABT377 datasheet.

📁 Similar Datasheet

  • 74ABT377A - Octal D-type flip-flop (NXP)
  • 74ABT373A - Octal transparent latch (NXP)
  • 74ABT374A - Octal D-type flip-flop (NXP)
  • 74ABT32 - Quad 2-input OR gate (NXP)
  • 74ABT32 - Quad 2-input OR gate (nexperia)
  • 74ABT32D - Quad 2-input OR gate (nexperia)
  • 74ABT32PW - Quad 2-input OR gate (nexperia)
  • 74ABT00 - Quad 2-input NAND gate (NXP)
  • 74ABT00 - Quad 2-input NAND gate (Philips)
  • 74ABT00 - Quad 2-input NAND gate (nexperia)
Other Datasheets by Fairchild Semiconductor

Full PDF Text Transcription

Click to expand full text
74ABT377 Octal D-Type Flip-Flop with Clock Enable January 1993 Revised November 1999 74ABT377 Octal D-Type Flip-Flop with Clock Enable General Description The ABT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously when the Clock Enable (CE) is LOW. The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop’s Q output. The CE input must be stable only one setup time prior to the LOW-to-HIGH clock transition for predictable operation.
Published: |