74ABT543 - Octal Registered Transceiver

Datasheet Summary

Description

The ABT543 octal transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction.

Separate Latch Enable and Output Enable inputs are provided for each register to permit independent control of inputting and outputting in either direction of data flow.

Features

s Back-to-back registers for storage s Bidirectional data path s A and B outputs have current sourcing capability of 32 mA and current sinking capability of 64 mA Ordering Code: Order Number 74ABT543CSC 74ABT543CMSA 74ABT543CMTC Package Number M24B MSA24 MTC24 Package.

Fairchild Semiconductor

📥 Download Datasheet

Datasheet Details

Part number	74ABT543
Manufacturer	Fairchild Semiconductor
File Size	78.21 KB
Description	Octal Registered Transceiver
Datasheet	74ABT543 Datasheet
Additional preview pages of the 74ABT543 datasheet.

📁 Similar Datasheet

74ABT543A - Octal latched transceiver (NXP)
74ABT543AD - Octal latched transceiver (NXP)
74ABT543ADB - Octal latched transceiver (NXP)
74ABT543APW - Octal latched transceiver (NXP)
74ABT540 - Octal buffer (NXP)
74ABT541 - Octal buffer/line driver (NXP)
74ABT544 - Octal latched transceiver (NXP)
74ABT544D - Octal latched transceiver (NXP)
74ABT544DB - Octal latched transceiver (NXP)
74ABT544PW - Octal latched transceiver (NXP)

Other Datasheets by Fairchild Semiconductor

74ABT541 - Octal Buffer/Line Driver
74ABT573 - Octal D-Type Latch
74ABT574 - Octal D-Type Flip-Flop
74ABT125 - Quad Buffer
74ABT126 - Quad Buffer
74ABT162244 - 16-Bit Buffer/Line Driver
74ABT16244 - 16-Bit Buffer/Line Driver
74ABT16245 - 16-Bit Transceiver

Full PDF Text Transcription

Click to expand full text

74ABT543 Octal Registered Transceiver with 3-STATE Outputs November 1992 Revised January 1999 74ABT543 Octal Registered Transceiver with 3-STATE Outputs General Description The ABT543 octal transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent control of inputting and outputting in either direction of data flow.

Published: Apr 3, 2005 |