Datasheet4U.com

74AC109 Datasheet PDF

Fairchild Semiconductor 74AC109

The AC/ACT109 consists of two high-speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform.
Part No. 74AC109
Datasheet 74AC109 Download
Manufacturer
Fairchild Semiconductor
Description Dual JK Positive Edge-Triggered Flip-Flop
Buy Stock & Price
74AC109 datasheet page 1 preview

FEATURES

● ICC reduced by 50%
● Outputs source/sink 24mA
● ACT109 has TTL-compatible inputs tm

GENERAL DESCRIPTION

The JK design allows operation as a D-Type flip-flop (refer to AC/ACT74 data sheet) by connecting the J and K inputs together. Asynchronous Inputs: – – – – LOW input to SD (Set) sets Q to HIGH level LOW input to CD (Clear) sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on CD and SD makes both Q and Q HIGH Ordering Information Order Number 74AC109SC 74AC109SJ 74AC109MTC 74ACT109SC 74AC109MTC 74ACT109PC Package Number M16A M16D MTC16 M16A MTC16 N16E Package

DESCRIPTION

16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Device also available in Tape and Reel.
74AC109 page 2 preview 74AC109 page 3 preview