74ACTQ273 Datasheet PDF - Fairchild Semiconductor Quiet Series Octal D-Type Flip-Flop Specs

74ACTQ273 - Quiet Series Octal D-Type Flip-Flop

Datasheet Summary

Description

The ACTQ273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs.

The common buffered Clock (CP) and Master Reset (MR) input load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered.

Features

GTO output control and undershoot corrector in addition to a split ground bus for superior performance. Features s ICC reduced by 50% s Guaranteed simultaneous switching noise level and dynamic threshold performance s Guaranteed pin-to-pin skew AC performance s Improved latch-up immunity s Buffered common clock and asynchronous master reset s Outputs source/sink 24 mA s 4 kV minimum ESD immunity Ordering Code: Order Number 74ACTQ273SC 74ACTQ273SJ 74ACTQ273MTC 74ACTQ273PC Package Number M20B M.

Datasheet Details

Part number	74ACTQ273
Manufacturer	Fairchild Semiconductor
File Size	106.95 KB
Description	Quiet Series Octal D-Type Flip-Flop
Datasheet	74ACTQ273 Datasheet
Additional preview pages of the 74ACTQ273 datasheet.

📁 Similar Datasheet

74ACTQ241 - Quiet Series Octal Buffer/Line Driver (National Semiconductor)

74ACTQ244 - Quiet Seres Octal Buffer/Line Driver (National Semiconductor)

74ACTQ02 - Quad 2-Input NOR Gate (National Semiconductor)

74ACTQ08 - Quiet Series Quad 2-Input AND Gate (National Semiconductor)

74ACTQ10 - Quiet Series Triple 3-Input NAND Gate (National Semiconductor)

74ACTQ14 - Quiet Series Hex Inverter (National Semiconductor)

74ACTQ16244 - 16-Bit Buffer/Line Driver (National Semiconductor)

74ACTQ16245 - 16-Bit Transceiver (National Semiconductor)

74ACTQ16373 - 16-Bit Transparent Latch (National Semiconductor)

74ACTQ16374 - 16-Bit D Flip-Flop (National Semiconductor)

Full PDF Text Transcription

Click to expand full text

74ACTQ273 Quiet Series Octal D-Type Flip-Flop August 1989 Revised November 1999 74ACTQ273 Quiet Series Octal D-Type Flip-Flop General Description The ACTQ273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) input load and reset (clear) all flip-flops simultaneously. The register is fully edge-triggered. The state of each Dtype input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop’s Q output. All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the MR input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

Published: Apr 3, 2005 |