Datasheet4U Logo Datasheet4U.com

74ALVCF322835 - Low Voltage 36-Bit Universal Bus Driver

Description

The 74ALVCF322835 low voltage 36-bit universal bus driver combines D-type latches and D-type flip-flops to allow data flow in transparent, latched and clocked modes.

Data flow is controlled by output-enable (OE), latch-enable (LE), and clock (CLK) inputs.

Features

  • s Compatible with PC133 DIMM module specifications s 1.65V to 3.6V VCC specifications provided s 3.6V tolerant outputs s 26Ω series resistors in outputs s tPD (CLK to O n) 3.7 ns max for 3.0V to 3.6V VCC 4.6 ns max for 2.3V to 2.7V VCC 7.4 ns max for 1.65V to 1.95V VCC s Power-down high impedance outputs s Latchup conforms to JEDEC JED78 s ESD performance: Human body model > 2000V Machine model >200V Ordering Code: Order Number 74ALVCF322835G (Note 1) (Note 2) Package Number BGA114A Package Des.

📥 Download Datasheet

Datasheet preview – 74ALVCF322835

Datasheet Details

Part number 74ALVCF322835
Manufacturer Fairchild Semiconductor
File Size 161.69 KB
Description Low Voltage 36-Bit Universal Bus Driver
Datasheet download datasheet 74ALVCF322835 Datasheet
Additional preview pages of the 74ALVCF322835 datasheet.

📁 Similar Datasheet

  • 74ALVC00 - Low Voltage Quad 2-Input NAND Gate (ON Semiconductor)
  • 74ALVC00 - Quad 2-input NAND gate (nexperia)
  • 74ALVC00-Q100 - Quad 2-input NAND gate (nexperia)
  • 74ALVC02 - Quad 2-input NOR gate (NXP)
  • 74ALVC02 - Quad 2-input NOR gate (nexperia)
  • 74ALVC04 - Hex inverter (Philips)
  • 74ALVC04 - Hex inverter (nexperia)
  • 74ALVC08 - Quad 2-input AND gate (nexperia)
  • 74ALVC125 - Quad buffer/line driver (NXP)
  • 74ALVC125 - Quad buffer/line driver (nexperia)
Other Datasheets by Fairchild Semiconductor

Full PDF Text Transcription

Click to expand full text
74ALVCF322835 Low Voltage 36-Bit Universal Bus Driver with 3.6V Tolerant Outputs and 26Ω Series Resistors in Outputs May 2002 Revised May 2002 74ALVCF322835 Low Voltage 36-Bit Universal Bus Driver with 3.6V Tolerant Outputs and 26Ω Series Resistors in Outputs General Description The 74ALVCF322835 low voltage 36-bit universal bus driver combines D-type latches and D-type flip-flops to allow data flow in transparent, latched and clocked modes. Data flow is controlled by output-enable (OE), latch-enable (LE), and clock (CLK) inputs. The device operates in Transparent Mode when LE is held HIGH. The device operates in clocked mode when LE is LOW and CLK is toggled. Data transfers from the Inputs (In) to Outputs (On) on a Positive Edge Transition of the Clock.
Published: |