Datasheet4U Logo Datasheet4U.com

74F162A - Synchronous Presettable BCD Decade Counter

General Description

The 74F160A and 74F162A are high-speed synchronous decade counters operating in the BCD (8421) sequence.

They are synchronously presettable for applications in programmable dividers.

Key Features

  • s Synchronous counting and loading s High-speed synchronous expansion s Typical count rate of 120 MHz Ordering Code: Order Number 74F160ASC 74F160ASJ 74F160APC 74F162ASC 74F162APC Package Number M16A M16D N16E M16A N16E Package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74F1604 Latch NXP
74F161A Synchronous Presettable Binary Counter National Semiconductor
74F161A 4-bit binary counter NXP
74F161A SYNCHRONOUS 4-BIT BINARY COUNTER Texas Instruments
74F163A Synchronous Presettable Binary Counter National Semiconductor

Other Datasheets by Fairchild (now onsemi)

Part Number Description
74F160A Synchronous Presettable BCD Decade Counter
74F161A Synchronous Presettable Binary Counter
74F163A Synchronous Presettable Binary Counter
74F164A Serial-In/ Parallel-Out Shift Register
74F169 4-Stage Synchronous Bidirectional Counter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74F160A • 74F162A Synchronous Presettable BCD Decade Counter April 1988 Revised July 1999 74F160A • 74F162A Synchronous Presettable BCD Decade Counter General Description The 74F160A and 74F162A are high-speed synchronous decade counters operating in the BCD (8421) sequence. They are synchronously presettable for applications in programmable dividers. There are two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The F160A has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. The F162A has a Synchronous Reset input that overrides counting and parallel loading and allows all outputs to be simultaneously reset on the rising edge of the clock.