Datasheet4U Logo Datasheet4U.com

74LCX16500 - Low Voltage 18-Bit Universal Bus Transceivers

Description

These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs.

Features

  • s 5V tolerant inputs and outputs s 2.3V.
  • 3.6V VCC specifications provided s 6.0 ns tPD max (VCC = 3.3V), 20 µA ICC max s Power down high impedance inputs and outputs s Supports live insertion/withdrawal (Note 1) s ±24 mA output drive (VCC = 3.0V) s Implements patented noise/EMI reduction circuitry s Latch-up performance exceeds 500 mA s ESD performance: Human body model > 2000V Machine model > 200V Note 1: To ensure the high-impedance state during power up or down, OE should be tied to VC.

📥 Download Datasheet

Datasheet preview – 74LCX16500

Datasheet Details

Part number 74LCX16500
Manufacturer Fairchild Semiconductor
File Size 71.77 KB
Description Low Voltage 18-Bit Universal Bus Transceivers
Datasheet download datasheet 74LCX16500 Datasheet
Additional preview pages of the 74LCX16500 datasheet.
Other Datasheets by Fairchild Semiconductor

Full PDF Text Transcription

Click to expand full text
74LCX16500 Low Voltage 18-Bit Universal Bus Transceivers with 5V Tolerant Inputs and Outputs March 1995 Revised April 1999 74LCX16500 Low Voltage 18-Bit Universal Bus Transceivers with 5V Tolerant Inputs and Outputs General Description These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes. Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The LCX16500 is designed for low voltage (2.5V or 3.3V) VCC applications with the capability of interfacing to a 5V signal environment. The LCX16500 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power.
Published: |