Datasheet Details
| Part number | 74LS09 |
|---|---|
| Manufacturer | Fairchild (now onsemi) |
| File Size | 47.61 KB |
| Description | Quad 2-Input AND Gates |
| Datasheet | 74LS09_FairchildSemiconductor.pdf |
|
|
Overview: DM74LS09 Quad 2-Input AND Gates with Open-Collector Outputs August 1986 Revised March 2000 DM74LS09 Quad 2-Input AND Gates with Open-Collector.
| Part number | 74LS09 |
|---|---|
| Manufacturer | Fairchild (now onsemi) |
| File Size | 47.61 KB |
| Description | Quad 2-Input AND Gates |
| Datasheet | 74LS09_FairchildSemiconductor.pdf |
|
|
|
This device contains four independent gates each of which performs the logic AND function.
The open-collector outputs require external pull-up resistors for proper logical operation.
Pull-Up Resistor Equations Where: N1 (IOH) = total maximum output high current for all outputs tied to pull-up resistor N2 (IIH) = total maximum input high current for all inputs tied to pull-up resistor N3 (IIL) = total maximum input low current for all inputs tied to pull-up resistor Ordering Code: Order Number DM74LS09M DM74LS09N Package Number M14A N14A Package Description 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Devices also available in Tape and Reel.
| Brand Logo | Part Number | Description | Manufacturer |
|---|---|---|---|
 |
74LS09 | Quadruple 2-input Positive AND Gates | Hitachi Semiconductor |
 |
74LS09 | QUAD 2-INPUT AND GATE | Motorola |
| Part Number | Description |
|---|---|
| 74LS00 | Quad 2-Input NAND Gate |
| 74LS02 | Quad 2-Input NOR Gate |
| 74LS03 | Quad 2-Input NAND Gates |
| 74LS04 | Hex Inverting Gates |
| 74LS05 | Hex Inverters |
| 74LS08 | Quad 2-Input AND Gates |
| 74LS10 | Triple 3-Input NAND Gate |
| 74LS11 | Triple 3-Input AND Gate |
| 74LS112A | Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop |
| 74LS12 | Dual Retriggerable One-Shot |