Datasheet Details
| Part number | 74LS11 |
|---|---|
| Manufacturer | Fairchild (now onsemi) |
| File Size | 46.02 KB |
| Description | Triple 3-Input AND Gate |
| Datasheet | 74LS11_FairchildSemiconductor.pdf |
|
|
Overview: DM74LS11 Triple 3-Input AND Gate August 1986 Revised March 2000 DM74LS11 Triple 3-Input AND.
| Part number | 74LS11 |
|---|---|
| Manufacturer | Fairchild (now onsemi) |
| File Size | 46.02 KB |
| Description | Triple 3-Input AND Gate |
| Datasheet | 74LS11_FairchildSemiconductor.pdf |
|
|
|
This device contains three independent gates each of which performs the logic AND function.
Ordering Code: Order Number DM74LS11M DM74LS11N Package Number M14A N14A Package Description 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Devices also available in Tape and Reel.
Specify by appending the suffix letter “X” to the ordering code.
Compare 74LS11 distributor prices and check real-time stock availability from major suppliers. Prices and inventory may vary by region and order quantity.
| Brand Logo | Part Number | Description | Manufacturer |
|---|---|---|---|
 |
74LS112 | Dual J-K Negative-edge-triggered Flip-Flops | Hitachi Semiconductor |
 |
74LS112A | DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP | Motorola |
|
74LS114A | DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP | Motorola |
| Part Number | Description |
|---|---|
| 74LS112A | Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop |
| 74LS10 | Triple 3-Input NAND Gate |
| 74LS12 | Dual Retriggerable One-Shot |
| 74LS12 | Dual Retriggerable One-Shot |
| 74LS123 | Dual Retriggerable One-Shot |
| 74LS125 | Quad 3-STATE Buffer |
| 74LS126 | Quad 3-STATE Buffer |
| 74LS13 | Dual 4-Input Schmitt Trigger |
| 74LS132 | Quad 2-Input NAND Gate |
| 74LS136 | Quad 2-Input Exclusive-OR Gate |