Datasheet4U Logo Datasheet4U.com

74LS257 - 3-STATE Quad 2-Data Selectors/Multiplexers

General Description

These Schottky-clamped high-performance multiplexers feature 3-STATE outputs that can interface directly with data lines of bus-organized systems.

Key Features

  • s 3-STATE versions LS157 and LS158 with same pinouts s Schottky-clamped for significant improvement in A-C performance s Provides bus interface from multiple sources in high-performance systems s Average propagation delay from data input 12 ns s Typical power dissipation: 50 mW Ordering Code: Order Number DM74LS257BM DM74LS257BN Package Number M16A N16E Package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LS257 LOW POWER SCHOTTKY ON Semiconductor
74LS257 Quadruple 2-line-to-1-line Data Selectors/Multiplexers Hitachi Semiconductor
74LS257 TRI-STATE Quad 2-Data Selectors/Multiplexers National Semiconductor
74LS257B Quad 2-Data Selectors/Multiplexers National Semiconductor
74LS257B QUAD 2-INPUT MULTIPLEXER Motorola

Other Datasheets by Fairchild (now onsemi)

Part Number Description
74LS257B 3-STATE Quad 2-Data Selectors/Multiplexers
74LS251 3-STATE 1-of-8 Line Data Selector/Multiplexer
74LS253 3-STATE Data Selector/Multiplexer
74LS259 8-Bit Addressable Latches
74LS20 Dual 4-Input NAND Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DM74LS257B 3-STATE Quad 2-Data Selectors/Multiplexers June 1989 Revised November 1999 DM74LS257B 3-STATE Quad 2-Data Selectors/Multiplexers General Description These Schottky-clamped high-performance multiplexers feature 3-STATE outputs that can interface directly with data lines of bus-organized systems. With all but one of the common outputs disabled (at a high impedance state), the low impedance of the single enabled output will drive the bus line to a HIGH or LOW logic level. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output enable circuitry is designed such that the output disable times are shorter than the output enable times.