Datasheet4U Logo Datasheet4U.com

74LS390 - Dual 4-Bit Decade Counter

General Description

Each of these monolithic circuits contains eight masterslave flip-flops and additional gating to implement two individual four-bit counters in a single package.

Key Features

  • s Dual version of the popular DM74LS90 s DM74LS390individual clocks for A and B flip-flops provide dual ÷ 2 and ÷ 5 counters s Direct clear for each 4-bit counter s Dual 4-bit version can significantly improve system densities by reducing counter package count by 50% s Typical maximum count frequency35 MHz s Buffered outputs reduce possibility of collector commutation Ordering Code: Order Number DM74LS390M DM74LS390N Package Number M16A N16E Package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LS393 DUAL 4-BIT BINARY COUNTERS Hitachi Semiconductor
74LS393 DUAL DECADE COUNTER Motorola
74LS395 4-BIT SHIFT REGISTER Motorola
74LS398 QUAD 2-PORT REGISTER Motorola
74LS399 QUADRUPLE 2-INPUT MULTIPLEXER Texas Instruments

Other Datasheets by Fairchild (now onsemi)

Part Number Description
74LS393 Dual 4-Bit Binary Counter
74LS30 8-Input NAND Gate
74LS32 Quad 2-Input OR Gate
74LS33 Quad 2-Input OR Gate
74LS367 Hex 3-STATE Buffer/Bus Driver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DM74LS390 Dual 4-Bit Decade Counter August 1986 Revised March 2000 DM74LS390 Dual 4-Bit Decade Counter General Description Each of these monolithic circuits contains eight masterslave flip-flops and additional gating to implement two individual four-bit counters in a single package. The DM74LS390 incorporates dual divide-by-two and divideby-five counters, which can be used to implement cycle lengths equal to any whole and/or cumulative multiples of 2 and/or 5 up to divide-by-100. When connected as a bi-quinary counter, the separate divide-by-two circuit can be used to provide symmetry (a square wave) at the final output stage. The DM74LS390 has parallel outputs from each counter stage so that any submultiple of the input count frequency is available for system-timing signals.