Datasheet4U Logo Datasheet4U.com

74LS645 - Octal Bus Transceiver

Datasheet Summary

Description

These octal bus transceivers are designed for asynchronous two-way communication between data buses.

The devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input.

Features

  • s Bi-directional bus transceivers in high-density 20-pin packages s Hysteresis at bus inputs improves noise margins s 3-STATE outputs Ordering Code: Order Number DM74LS645WM DM74LS645N Package Number M20B N20A Package.

📥 Download Datasheet

Datasheet preview – 74LS645

Datasheet Details

Part number 74LS645
Manufacturer Fairchild Semiconductor
File Size 52.29 KB
Description Octal Bus Transceiver
Datasheet download datasheet 74LS645 Datasheet
Additional preview pages of the 74LS645 datasheet.

📁 Similar Datasheet

  • 74LS645 - Octal Bus Transceivers (Hitachi Semiconductor)
  • 74LS645 - LOW-POWER SCHOTTKY (ON Semiconductor)
  • 74LS645 - OCTAL BUS TRANSCEIVERS (Motorola)
  • 74LS640 - OCTAL BUS TRANSCEIVERS (Motorola)
  • 74LS641 - Octal Bus Transceiver (Philips)
  • 74LS624 - VOLTAGE-CONTROLLED OSCILLATORS (Texas Instruments)
  • 74LS625 - VOLTAGE-CONTROLLED OSCILLATORS (Texas Instruments)
  • 74LS626 - VOLTAGE-CONTROLLED OSCILLATORS (Texas Instruments)
  • 74LS627 - VOLTAGE-CONTROLLED OSCILLATORS (Texas Instruments)
  • 74LS628 - VOLTAGE-CONTROLLED OSCILLATORS (Texas Instruments)
Other Datasheets by Fairchild Semiconductor
  • 74LS670 - 3-STATE 4-by-4 Register File
  • 74LS00 - Quad 2-Input NAND Gate
  • 74LS02 - Quad 2-Input NOR Gate
  • 74LS03 - Quad 2-Input NAND Gates
  • 74LS04 - Hex Inverting Gates
  • 74LS05 - Hex Inverters
  • 74LS08 - Quad 2-Input AND Gates
  • 74LS09 - Quad 2-Input AND Gates

Full PDF Text Transcription

Click to expand full text
DM74LS645 Octal Bus Transceiver August 1986 Revised March 2000 DM74LS645 Octal Bus Transceiver General Description These octal bus transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input (G) can be used to disable the device so that the buses are effectively isolated. Features s Bi-directional bus transceivers in high-density 20-pin packages s Hysteresis at bus inputs improves noise margins s 3-STATE outputs Ordering Code: Order Number DM74LS645WM DM74LS645N Package Number M20B N20A Package Description 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.
Published: |