Datasheet4U Logo Datasheet4U.com

74LS73A - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops

General Description

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs.

The J and K data is processed by the flip-flops on the falling edge of the clock pulse.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LS73A Dual J-K Flip-Flops Hitachi Semiconductor
74LS73 Dual J-K Flip-Flops Hitachi Semiconductor
74LS73 DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP Motorola
74LS74 LOW-POWER SCHOTTKY ON Semiconductor
74LS74 Dual D-type Positive Edge-triggered Flip-Flops Hitachi Semiconductor

Other Datasheets by Fairchild (now onsemi)

Part Number Description
74LS73 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops
74LS74A Dual Positive-Edge-Triggered D Flip-Flops
74LS75 Quad Latch
74LS00 Quad 2-Input NAND Gate
74LS02 Quad 2-Input NOR Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DM74LS73A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs August 1986 Revised March 2000 DM74LS73A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs General Description This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the negative going edge of the clock pulse. The data on the J and K inputs is allowed to change while the clock is HIGH or LOW without affecting the outputs as long as setup and hold times are not violated.