Datasheet4U Logo Datasheet4U.com

74LS85 - 4-Bit Magnitude Comparator

Datasheet Summary

Description

These 4-bit magnitude comparators perform comparison of straight binary or BCD codes.

Three fully-decoded decisions about two, 4-bit words (A, B) are made and are externally available at three outputs.

These devices are fully expandable to any number of bits without external gates.

Features

  • s Typical power dissipation 52 mW s Typical delay (4-bit words) 24 ns Ordering Code: Order Number DM74LS85M DM74LS85N Package Number M16A N16E Package.

📥 Download Datasheet

Datasheet preview – 74LS85

Datasheet Details

Part number 74LS85
Manufacturer Fairchild Semiconductor
File Size 58.87 KB
Description 4-Bit Magnitude Comparator
Datasheet download datasheet 74LS85 Datasheet
Additional preview pages of the 74LS85 datasheet.

📁 Similar Datasheet

  • 74LS85 - LOW POWER SCHOTTKY (ON Semiconductor)
  • 74LS83 - 4-BIT BINARY FULL ADDER (Motorola)
  • 74LS83A - 4-BIT BINARY FULL ADDER (Motorola)
  • 74LS848 - 8-INPUT PRIORITY ENCODERS (Motorola)
  • 74LS86 - Quad 2-Input Exclusive OR Gate (System Logic Semiconductor)
  • 74LS86 - Quadruple 2-input Exclusive-OR Gates (Hitachi Semiconductor)
  • 74LS86A - QUADRUPLE 2-INPUT EXCLUSIVE-OR GATE (Texas Instruments)
  • 74LS89 - 64-Bit RAM (Signetics)
  • 74LS00 - QUAD 2-INPUT NAND GATE (Motorola)
  • 74LS00 - QUAD 2-INPUT NAND GATE (ETC)
Other Datasheets by Fairchild Semiconductor

Full PDF Text Transcription

Click to expand full text
DM74LS85 4-Bit Magnitude Comparator August 1986 Revised March 2000 DM74LS85 4-Bit Magnitude Comparator General Description These 4-bit magnitude comparators perform comparison of straight binary or BCD codes. Three fully-decoded decisions about two, 4-bit words (A, B) are made and are externally available at three outputs. These devices are fully expandable to any number of bits without external gates. Words of greater length may be compared by connecting comparators in cascade. The A > B, A < B, and A = B outputs of a stage handling less-significant bits are connected to the corresponding inputs of the next stage handling more-significant bits. The stage handling the leastsignificant bits must have a high-level voltage applied to the A = B input.
Published: |