Datasheet4U Logo Datasheet4U.com

74LVQ74 - Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop

Datasheet Summary

Description

The LVQ74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary (Q, Q) outputs.

Information at the input is transferred to the outputs on the positive edge of the clock pulse.

Features

  • s Ideal for low power/low noise 3.3V.

📥 Download Datasheet

Datasheet preview – 74LVQ74

Datasheet Details

Part number 74LVQ74
Manufacturer Fairchild Semiconductor
File Size 74.86 KB
Description Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop
Datasheet download datasheet 74LVQ74 Datasheet
Additional preview pages of the 74LVQ74 datasheet.

📁 Similar Datasheet

  • 74LVQ74 - DUAL D-TYPE FLIP FLOP (STMicroelectronics)
  • 74LVQ00 - QUAD 2-INPUT NAND GATE (STMicroelectronics)
  • 74LVQ02 - QUAD 2-INPUT NOR GATE (STMicroelectronics)
  • 74LVQ04 - HEX INVERTER (STMicroelectronics)
  • 74LVQ08 - QUAD 2-INPUT AND GATE (STMicroelectronics)
  • 74LVQ125 - QUAD BUS BUFFERS 3-STATE (STMicroelectronics)
  • 74LVQ138 - 3 TO 8 LINE DECODER INVERTING (STMicroelectronics)
  • 74LVQ14 - HEX SCHMITT INVERTER (STMicroelectronics)
  • 74LVQ157 - LOW VOLTAGE QUAD 2 CHANNEL MULTIPLEXER (STMicroelectronics)
  • 74LVQ161 - SYNCHRONOUS PRESETTABLE 4-BIT COUNTER (STMicroelectronics)
Other Datasheets by Fairchild Semiconductor
  • 74LVQ00 - Low Voltage Quad 2-Input NAND Gate
  • 74LVQ02 - Low Voltage Quad 2-Input NOR Gate
  • 74LVQ04 - Low Voltage Hex Inverter
  • 74LVQ08 - Low Voltage Quad 2-Input AND Gate
  • 74LVQ125 - Low Voltage Quad Buffer
  • 74LVQ138 - Low Voltage 1-of-8 Decoder/Demultiplexer
  • 74LVQ14 - Low Voltage Hex Inverter
  • 74LVQ151 - Low Voltage 8-Input Multiplexer

Full PDF Text Transcription

Click to expand full text
74LVQ74 Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop February 1992 Revised June 2001 74LVQ74 Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop General Description The LVQ74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary (Q, Q) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input.
Published: |