74LVTH16500 Datasheet PDF - Fairchild Semiconductor Low Voltage 18-Bit Universal Bus Transceivers Specs

74LVTH16500 - Low Voltage 18-Bit Universal Bus Transceivers

Datasheet Summary

Description

The LVTH16500 is an 18-bit universal bus transceiver combining D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Features

s Input and output interface capability to systems at 5V VCC s Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs s Live insertion/extraction permitted s Power Up/Down high impedance provides glitch-free bus loading s Outputs source/sink.
32 mA/+64 mA s Functionally compatible with the 74 series 16500 s Latch-up performance exceeds 500 mA Ordering Code: Order Number 74LVTH16500MEA 74LVTH16500MTD Package Number MS56A MTD56 Package.

Datasheet Details

Part number	74LVTH16500
Manufacturer	Fairchild Semiconductor
File Size	67.13 KB
Description	Low Voltage 18-Bit Universal Bus Transceivers
Datasheet	74LVTH16500 Datasheet
Additional preview pages of the 74LVTH16500 datasheet.

📁 Similar Datasheet

74LVTH16244 - LOW VOLTAGE BICMOS 16 BIT BUS BUFFER (STMicroelectronics)

74LVTH16244B - 16-bit buffer/driver (nexperia)

74LVTH16245B - 3.3V 16-bit transceiver (NXP Semiconductors)

74LVTH16245B - 16-bit transceiver (nexperia)

74LVTH16374A - 3.3V 16-bit edge-triggered D-type flip-flop (NXP Semiconductors)

74LVTH16374A - 16-bit edge-triggered D-type flip-flop (nexperia)

74LVTH125 - 3.3V Quad buffer (NXP)

74LVTH125 - 3.3V quad buffer (nexperia)

74LVTH2245 - 3.3V octal transceiver (NXP)

74LVTH2245 - 3.3V octal transceiver (nexperia)

Full PDF Text Transcription

Click to expand full text

Preliminary 74LVTH16500 Low Voltage 18-Bit Universal Bus Transceivers May 2000 Revised May 2000 74LVTH16500 Low Voltage 18-Bit Universal Bus Transceivers with 3-STATE Outputs (Preliminary) General Description The LVTH16500 is an 18-bit universal bus transceiver combining D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes. Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The LVTH16500 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs. The transceiver is designed for low voltage (3.3V) VCC applications, but with the capability to provide a TTL interface to a 5V environment.

Published: Mar 22, 2005 |