Datasheet4U Logo Datasheet4U.com

74S253 - Dual 3-STATE 1-of-4 Line Data Selector/Multiplexer

General Description

Each of these Schottky-clamped data selectors/multiplexers contains inverters and drivers to supply fully complementary, on-chip, binary decoding data selection to the AND-OR gates.

Separate output control inputs are provided for each of the two four-line sections.

Key Features

  • s 3-STATE version of S153 with same pin-out s Schottky-diode-clamped transistors s Permits multiplexing from N lines to 1 line s Performs parallel-T-serial conversion s Strobe/output control s High fan-out totem-pole outputs s Typical propagation delay From data to output 6 ns From select to output 12 ns s Typical power dissipation 275 mW Ordering Code: Order Number Package Number Package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74S257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS Texas Instruments
74S258 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS Texas Instruments
74S200 TTL 256 x 1 RAM Signetics
74S201 TTL 256 x 1 RAM Signetics
74S240 Buffers / Lind Drivers / Line Receivers National Semiconductor

Other Datasheets by Fairchild (now onsemi)

Part Number Description
74S280 DM74S280
74S08 Quad 2-Input AND Gate
74S08N Quad 2-Input AND Gate
74S112 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop
74S138 Decoder/Demultiplexer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DM74S253 Dual 3-STATE 1-of-4 Line Data Selector/Multiplexer August 1986 Revised May 2000 DM74S253 Dual 3-STATE 1-of-4 Line Data Selector/Multiplexer General Description Each of these Schottky-clamped data selectors/multiplexers contains inverters and drivers to supply fully complementary, on-chip, binary decoding data selection to the AND-OR gates. Separate output control inputs are provided for each of the two four-line sections. The 3-STATE outputs can interface directly with data lines of bus-organized systems. With all but one of the common outputs disabled (at a high impedance state), the low impedance of the single enable output will drive the bus line to a HIGH or LOW logic level.