Datasheet4U Logo Datasheet4U.com

74VHC393 - Dual 4-Bit Binary Counter

General Description

The VHC393 is an advanced high speed CMOS 4-bit Binary Counter fabricated with silicon gate CMOS technology.

It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

Key Features

  • s High Speed: fMAX = 170 MHz (typ) at TA = 25°C s Low power dissipation: ICC = 4 µA (max) at TA = 25°C s High noise immunity: VNIH = VNIL = 28% VCC (min) s Power down protection is provided on all inputs s Pin and function compatible with 74HC393 Ordering Code: Order Number 74VHC393M 74VHC393SJ 74VHC393MTC 74VHC393N Package Number M14A M14D MTC14 N14A Package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74VHC393FT Dual Binary Counter Toshiba
74VHC32 QUAD 2-INPUT OR GATE STMicroelectronics
74VHC32 Quad 2-Input OR Gate Motorola
74VHC32 Quad 2-Input OR Gate ON Semiconductor
74VHC32 Quad 2-input OR gate nexperia

Other Datasheets by Fairchild (now onsemi)

Part Number Description
74VHC32 Quad 2-Input OR Gate
74VHC373 Octal D-Type Latch
74VHC374 Octal D-Type Flip-Flop
74VHC00 Quad 2-Input NAND Gate
74VHC02 Quad 2-Input NOR Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74VHC393 Dual 4-Bit Binary Counter March 1993 Revised March 1999 74VHC393 Dual 4-Bit Binary Counter General Description The VHC393 is an advanced high speed CMOS 4-bit Binary Counter fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. It contains two independent counter circuits in one package, so that counting or frequency division of 8 binary bits can be achieved with one IC. This device changes state on the negative going transition of the CLOCK pulse. The counter can be reset to “0” (Q0–Q3 = “L”) by a HIGH at the CLEAR input regardless of other inputs.