96LS02 - Dual Retriggerable Resettable Monostable Multivibrator

Description

These dual resettable retriggerable one shots have two inputs per function one which is active high and one which is active low This allows the designer to employ either leading-edge or trailing-edge triggering which is independent of input transition times When input conditions for triggering are m

Features

Y Y Y Y Y Y Y 70 ns to % output width range Resettable and retriggerable 0% to 100% duty cycle TTL input gating leading or trailing edge triggering Complementary TTL outputs Optional retrigger lock-out capability Pulse width compensated for VCC and temperature variations Alternate Military Aerospace device (54xxx) is available Contact a National Semiconductor Sales Office Distributor for specifications Connection Diagram Dual-In-Line Package TL F 6611.
1 Order Number 9602DMQB 9602F.

Fairchild Semiconductor

📥 Download Datasheet

Datasheet Details

Part number	96LS02
Manufacturer	Fairchild Semiconductor
File Size	134.80 KB
Description	Dual Retriggerable Resettable Monostable Multivibrator
Datasheet	96LS02 Datasheet
Additional preview pages of the 96LS02 datasheet.

📁 Similar Datasheet

96L02 - Dual Retriggerable Resettable Monostable Multivibrator (National Semiconductor)

Other Datasheets by Fairchild Semiconductor

96LS488 - General Purpose Interface Bus Circuit

Full PDF Text Transcription

Click to expand full text

9602 DM9602 Dual Retriggerable Resettable One Shots June 1989 9602 DM9602 Dual Retriggerable Resettable One Shots General Description These dual resettable retriggerable one shots have two inputs per function one which is active high and one which is active low This allows the designer to employ either leading-edge or trailing-edge triggering which is independent of input transition times When input conditions for triggering are met a new cycle starts and the external capacitor is allowed to rapidly discharge and then charge again The retriggerable feature permits output pulse widths to be extended In fact a continuous true output can be maintained by having an input cycle time which is shorter than the output cycle time The output pulse may then be terminated at any time by applying a l

Published: Mar 23, 2005 |