Datasheet4U Logo Datasheet4U.com

DM74164 - 8-Bit Serial In/Parallel Out Shift Registers

General Description

These 8-bit shift registers feature gated serial inputs and an asynchronous clear.

A LOW logic level at either serial input inhibits entry of the new data, and resets the first flipflop to the LOW level at the next clock pulse, thus providing complete control over incoming data.

Key Features

  • s Gated (enable/disable) serial inputs s Fully buffered clock and serial inputs s Asynchronous clear s Typical clock frequency 36 MHz s Typical power dissipation 185 mW Ordering Code: Order Number DM74164 Package Number N14A Package.

📥 Download Datasheet

Other Datasheets by Fairchild (now onsemi)

Part Number Description
DM7416 Hex Inverting Buffers with High Voltage Open-Collector Outputs
DM74121 Monostable multivibrator
DM74121N Monostable multivibrator
DM74123 Dual retriggerable monostable multivibrator
DM7414 Hex Inverter with Schmitt Trigger Input
DM74145 BCD to Decimal Decoders/Drivers
DM74150 Data Selectors/Multiplexers
DM74157 Quad 2-Line to 1-Line Data Selectors/Multiplexer
DM7417 Hex Buffers
DM74174 Hex/Quad D-Type Flip-Flop with Clear

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DM74164 8-Bit Serial In/Parallel Out Shift Registers September 1986 Revised February 2000 DM74164 8-Bit Serial In/Parallel Out Shift Registers General Description These 8-bit shift registers feature gated serial inputs and an asynchronous clear. A LOW logic level at either serial input inhibits entry of the new data, and resets the first flipflop to the LOW level at the next clock pulse, thus providing complete control over incoming data. A HIGH logic level on either input enables the other input, which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is HIGH or LOW, but only information meeting the setup and hold time requirements will be entered. Clocking occurs on the LOW-to-HIGH level transition of the clock input.