Datasheet4U Logo Datasheet4U.com

DM74ALS109A - Dual J-K Positive-Edge-Triggered Flip-Flop

General Description

The DM74ALS109A is a dual edge-triggered flip-flop.

Each flip-flop has individual J, K, clock, clear and preset inputs, and also complementary Q and Q outputs.

Information at input J or K is transferred to the Q output on the positive going edge of the clock pulse.

Key Features

  • s Switching specifications at 50 pF s Switching specifications guaranteed over full temperature and VCC range s Advanced oxide-isolated, ion-implanted Schottky TTL process s Functionally and pin for pin compatible with Schottky and LS TTL counterpart s Improved AC performance over LS109 at approximately half the power Ordering Code: Order Number DM74ALS109AM DM74ALS109AN Package Number M16A N16E Package.

📥 Download Datasheet

Full PDF Text Transcription for DM74ALS109A (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for DM74ALS109A. For precise diagrams, and layout, please refer to the original PDF.

DM74ALS109A Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear April 1984 Revised February 2000 DM74ALS109A Dual J-K Positive-Edge-Triggered Flip-Flop with ...

View more extracted text
uary 2000 DM74ALS109A Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear General Description The DM74ALS109A is a dual edge-triggered flip-flop. Each flip-flop has individual J, K, clock, clear and preset inputs, and also complementary Q and Q outputs. Information at input J or K is transferred to the Q output on the positive going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive going pulse. When the clock input is at either the HIGH or LOW level, the J, K input signal has no effect.