Datasheet4U Logo Datasheet4U.com

DM74ALS137 - 3 to 8 Line Decoder/Demultiplexer with Address Latches

General Description

The ALS137 is a three line to eight line decoder/demultiplexer with latches on the three address inputs.

When the latch-enable input (GL) is LOW, the ALS137 acts as a decoder/demultiplexer.

Key Features

  • s Combines decoder and 3-bit address latch s Incorporates 3 enable inputs to simplify cascading s Low power dissipation: 28 mW typ s Switching specifications guaranteed over full temperature and VCC range s Advanced oxide-isolated, ion-implanted Schottky TTL process Ordering Code: Order Number DM74ALS137M DM74ALS137N Package Number M16A N16E Package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DM74ALS132 DM74ALS132 Quad 2-Input NAND Gate with Schmitt Trigger Inputs National Semiconductor
DM74ALS138 3 to 8 Line Decoder/Demultiplexer National Semiconductor
DM74ALS1011A Triple 3 Input AND Buffer National
DM74ALS1242 Quad Bidirectional Bus Drivers National Semiconductor
DM74ALS1242A Quad Bidirectional Bus Driver National

Other Datasheets by Fairchild (now onsemi)

Part Number Description
DM74ALS133 13-Input NAND Gate
DM74ALS138 3 to 8 Line Decoder/Demultiplexer
DM74ALS1000A Quadruple 2-Input NAND Buffer
DM74ALS1004 Hex Inverting Driver
DM74ALS1005 Hex Inverting Driver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DM74ALS137 3 to 8 Line Decoder/Demultiplexer with Address Latches February 1991 Revised February 2000 DM74ALS137 3 to 8 Line Decoder/Demultiplexer with Address Latches General Description The ALS137 is a three line to eight line decoder/demultiplexer with latches on the three address inputs. When the latch-enable input (GL) is LOW, the ALS137 acts as a decoder/demultiplexer. When GL goes from LOW-to-HIGH, the address present at the select inputs (A, B, and C) is stored in the latches. Further address changes are ignored as long as GL remains HIGH. The output enable controls, G1 and G2, control the state of the outputs independently of the select or latch-enable inputs. All of the outputs are HIGH unless G1 is HIGH and G2 is LOW.