Datasheet4U Logo Datasheet4U.com

DM74ALS174 - Hex/Quad D-Type Flip-Flops

General Description

These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic.

Key Features

  • complementary outputs from each flip-flop. Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the HIGH or LOW level, the D input signal has no effect at the output. Features s Advanced oxide-isolated ion-implanted Schottky TTL process s Pi.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DM74ALS1011A Triple 3 Input AND Buffer National
DM74ALS1242 Quad Bidirectional Bus Drivers National Semiconductor
DM74ALS1242A Quad Bidirectional Bus Driver National
DM74ALS132 DM74ALS132 Quad 2-Input NAND Gate with Schmitt Trigger Inputs National Semiconductor
DM74ALS138 3 to 8 Line Decoder/Demultiplexer National Semiconductor

Other Datasheets by Fairchild (now onsemi)

Part Number Description
DM74ALS175 Hex/Quad D-Type Flip-Flops
DM74ALS1000A Quadruple 2-Input NAND Buffer
DM74ALS1004 Hex Inverting Driver
DM74ALS1005 Hex Inverting Driver
DM74ALS1008A Quadruple 2-Input AND Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DM74ALS174 • DM74ALS175 Hex/Quad D-Type Flip-Flops with Clear September 1986 Revised February 2000 DM74ALS174 • DM74ALS175 Hex/Quad D-Type Flip-Flops with Clear General Description These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. Both have an asynchronous clear input, and the quad (DM74ALS175) version features complementary outputs from each flip-flop. Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the HIGH or LOW level, the D input signal has no effect at the output.