Datasheet4U Logo Datasheet4U.com

DM74ALS5245 - Octal 3-STATE Transceiver

General Description

This octal bus transceiver is designed for asynchronous two-way communication between data buses.

The inputs include hysteresis which provides improved noise rejection.

Key Features

  • s Input Hysteresis s Low output noise generation s High input noise immunity s Advanced oxide-isolated, ion implanted Schottky TTL process s Switching specification guaranteed over the full temperature and VCC range s PNP inputs to reduce input loading Ordering Code: Order Number DM74ALS5245WM DM74ALS5245SJ DM74ALS5245N Package Number M20B M20D N20A Package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DM74ALS1011A Triple 3 Input AND Buffer National
DM74ALS1242 Quad Bidirectional Bus Drivers National Semiconductor
DM74ALS1242A Quad Bidirectional Bus Driver National
DM74ALS132 DM74ALS132 Quad 2-Input NAND Gate with Schmitt Trigger Inputs National Semiconductor
DM74ALS138 3 to 8 Line Decoder/Demultiplexer National Semiconductor

Other Datasheets by Fairchild (now onsemi)

Part Number Description
DM74ALS5245-1 Octal 3-STATE Transceiver
DM74ALS520 8-Bit Comparator
DM74ALS521 8-Bit Comparator
DM74ALS533 Octal D-Type Transparent Latch with 3-STATE Outputs
DM74ALS534 Octal D-Type Edge-Triggered Flip-Flop

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DM74ALS5245 Octal 3-STATE Transceiver October 1986 Revised February 2000 DM74ALS5245 Octal 3-STATE Transceiver General Description This octal bus transceiver is designed for asynchronous two-way communication between data buses. The inputs include hysteresis which provides improved noise rejection. Data is transmitted either from the A bus to the B bus or from the B bus to the A bus depending on the logic level of the direction control (DIR) input. The device can be disabled via the enable input (G) which causes the outputs to enter the high impedance mode so the buses are effectively isolated.