Datasheet4U Logo Datasheet4U.com

DM74AS161 - Synchronous 4-Bit Counter with Asynchronous Clear . Synchronous 4-Bit Counter

Datasheet Summary

Description

These synchronous presettable counters feature an internal carry look ahead for application in high speed counting designs.

The DM74AS161 and DM74AS163 are 4-bit binary counters.

The DM74AS161 clear asynchronously, while the DM74AS163 clear synchronously.

Features

  • s Switching specifications at 50 pF s Switching specifications guaranteed over full temperature and VCC range s Advanced oxide-isolated, ion-implanted Schottky TTL process s Functionally and pin-for-pin compatible with Schottky and low power Schottky TTL counterpart s Improved AC performance over Schottky and low power Schottky counterparts s Synchronously programmable s Internal look ahead for fast counting s Carry output for n-bit cascading s Synchronous counting s Load control line s ESD inpu.

📥 Download Datasheet

Datasheet preview – DM74AS161

Datasheet Details

Part number DM74AS161
Manufacturer Fairchild Semiconductor
File Size 72.73 KB
Description Synchronous 4-Bit Counter with Asynchronous Clear . Synchronous 4-Bit Counter
Datasheet download datasheet DM74AS161 Datasheet
Additional preview pages of the DM74AS161 datasheet.
Other Datasheets by Fairchild Semiconductor

Full PDF Text Transcription

Click to expand full text
DM74AS161 • DM74AS163 Synchronous 4-Bit Counter with Asynchronous Clear • Synchronous 4-Bit Counter April 1984 Revised March 2000 DM74AS161 • DM74AS163 Synchronous 4-Bit Counter with Asynchronous Clear • Synchronous 4-Bit Counter General Description These synchronous presettable counters feature an internal carry look ahead for application in high speed counting designs. The DM74AS161 and DM74AS163 are 4-bit binary counters. The DM74AS161 clear asynchronously, while the DM74AS163 clear synchronously. The carry output is decoded to prevent spikes during normal counting mode of operation. Synchronous operation is provided by having all flip-flops clocked simultaneously so that outputs change coincident with each other when so instructed by count enable inputs and internal gating.
Published: |