Datasheet4U Logo Datasheet4U.com

DM74AS240 - 3-STATE Bus Driver/Receiver

General Description

This family of Advance Schottky 3-STATE Bus circuits are designed to provide either bidirectional or unidirectional buffer interface in Memory, Microprocessor, and Communication Systems.

Key Features

  • s Advanced oxide-isolated, ion-implanted Schottky TTL process s Improved switching performance with less power dissipation compared with Schottky counterpart s Functional and pin compatible with 74LS and Schottky counterpart s Switching response specified into 500Ω and 50 pF s Specified to interface with CMOS at VOH = VCC.
  • 2V Ordering Code: Order Number DM74AS240WM DM74AS240N DM74AS244WM DM74AS244N Package Number M20B N20A M20B N20A Package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DM74AS240 (DM74AS240 - DM74AS244) Bus Driver / Receiver National Semiconductor
DM74AS241 (DM74AS240 - DM74AS244) Bus Driver / Receiver National Semiconductor
DM74AS242 (DM74AS240 - DM74AS244) Bus Driver / Receiver National Semiconductor
DM74AS243 (DM74AS240 - DM74AS244) Bus Driver / Receiver National Semiconductor
DM74AS244 (DM74AS240 - DM74AS244) Bus Driver / Receiver National Semiconductor

Other Datasheets by Fairchild (now onsemi)

Part Number Description
DM74AS244 3-STATE Bus Driver/Receiver
DM74AS245 Octal Bus Transceiver with 3-STATE Outputs
DM74AS21 Dual 4-Input AND Gate
DM74AS257 3-STATE Quad 1 of 2 Line Data Selector/Multiplexers
DM74AS258 3-STATE Quad 1 of 2 Line Data Selector/Multiplexers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DM74AS240 • DM74AS244 3-STATE Bus Driver/Receiver October 1986 Revised March 2000 DM74AS240 • DM74AS244 3-STATE Bus Driver/Receiver General Description This family of Advance Schottky 3-STATE Bus circuits are designed to provide either bidirectional or unidirectional buffer interface in Memory, Microprocessor, and Communication Systems. The output characteristics of the circuits have low impedance sufficient to drive terminated transmission lines down to 133Ω. The input characteristics of the circuits likewise have a high impedance so it will not significantly load the transmission line. The package contains eight 3-STATE buffers organized with four buffers having a common 3-STATE enable gate.