Datasheet4U Logo Datasheet4U.com

DM74LS112A - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop

General Description

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs.

The J and K data is processed by the flip-flop on the falling edge of the clock pulse.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DM74LS112A NEGATIVE-EDGE-TRIGERED MASTER-SLAVE J-K FLIP-FLOPS National Semiconductor
DM74LS11 Triple 3-Input AND Gates National Semiconductor
DM74LS10 Triple 3-Input NAND Gates National Semiconductor
DM74LS107A Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops National Semiconductor
DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flops National Semiconductor

Other Datasheets by Fairchild (now onsemi)

Part Number Description
DM74LS11 Triple 3-Input AND Gate
DM74LS10 Triple 3-Input NAND Gate
DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flop
DM74LS123 Dual Retriggerable One-Shot
DM74LS125A Quad 3-STATE Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs August 1986 Revised March 2000 DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs General Description This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flop on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the falling edge of the clock pulse. Data on the J and K inputs may be changed while the clock is HIGH or LOW without affecting the outputs as long as the setup and hold times are not violated.