Datasheet4U Logo Datasheet4U.com

DM74LS191 - Synchronous 4-Bit Up/Down Counter

General Description

The DM74LS191 circuit is a synchronous, reversible, up/ down counter.

Synchronous operation is provided by having all flip-flops clocked simultaneously, so that the outputs change simultaneously when so instructed by the steering logic.

Key Features

  • s Counts binary s Single down/up count control line s Count enable control input s Ripple clock output for cascading s Asynchronously presettable with load control s Parallel outputs s Cascadable for n-bit.

📥 Download Datasheet

📁 Similar Datasheet

Brand Logo Part Number Description Manufacturer
National Semiconductor Logo DM74LS191 Synchronous 4-Bit Up/Down Counters National Semiconductor

More Datasheets from Fairchild (now onsemi)

Part Number Description
DM74LS193 Synchronous 4-Bit Binary Counter
DM74LS194A 4-Bit Bidirectional Universal Shift Register
DM74LS10 Triple 3-Input NAND Gate
DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flop
DM74LS11 Triple 3-Input AND Gate
DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop
DM74LS123 Dual Retriggerable One-Shot
DM74LS125A Quad 3-STATE Buffer
DM74LS126A Quad 3-STATE Buffer
DM74LS132 Quad 2-Input NAND Gate

Full PDF Text Transcription for DM74LS191 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for DM74LS191. For precise diagrams, tables, and layout, please refer to the original PDF.

View original datasheet text
DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control August 1986 Revised February 1999 DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control General Description The DM74LS191 circuit is a synchronous, reversible, up/ down counter. Synchronous operation is provided by having all flip-flops clocked simultaneously, so that the outputs change simultaneously when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple clock) counters. The outputs of the four master-slave flip-flops are triggered on a LOW-to-HIGH level transition of the clock input, if the enable input is LOW. A HIGH at the enable input inhibits counting.