Datasheet4U Logo Datasheet4U.com

DM74LS194A - 4-Bit Bidirectional Universal Shift Register

General Description

This bidirectional shift register is designed to incorporate virtually all of the

Key Features

  • a system designer may want in a shift register; they feature parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely: Parallel (broadside) load Shift right (in the direction QA toward QD) Shift left (in the direction QD toward QA) Inhibit clock (do nothing) Synchronous parallel loading is accomplished by applying the four bits of data and taking both m.

📥 Download Datasheet

📁 Similar Datasheet

Brand Logo Part Number Description Manufacturer
National Semiconductor Logo DM74LS194A 4-Bit Bidirectional Universal Shift Register National Semiconductor

More Datasheets from Fairchild (now onsemi)

Part Number Description
DM74LS191 Synchronous 4-Bit Up/Down Counter
DM74LS193 Synchronous 4-Bit Binary Counter
DM74LS10 Triple 3-Input NAND Gate
DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flop
DM74LS11 Triple 3-Input AND Gate
DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop
DM74LS123 Dual Retriggerable One-Shot
DM74LS125A Quad 3-STATE Buffer
DM74LS126A Quad 3-STATE Buffer
DM74LS132 Quad 2-Input NAND Gate

Full PDF Text Transcription for DM74LS194A (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for DM74LS194A. For precise diagrams, tables, and layout, please refer to the original PDF.

View original datasheet text
DM74LS194A 4-Bit Bidirectional Universal Shift Register August 1986 Revised March 2000 DM74LS194A 4-Bit Bidirectional Universal Shift Register General Description This bidirectional shift register is designed to incorporate virtually all of the features a system designer may want in a shift register; they feature parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely: Parallel (broadside) load Shift right (in the direction QA toward QD) Shift left (in the direction QD toward QA) Inhibit clock (do nothing) Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs, S0 and S1, HIGH.