DM74LS194A Datasheet PDF (4-Bit Bidirectional Universal Shift Register) | Download Fairchild Semiconductor DM74LS194A

DM74LS194A - 4-Bit Bidirectional Universal Shift Register

Description

This bidirectional shift register is designed to incorporate virtually all of the

Features

a system designer may want in a shift register; they feature parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely: Parallel (broadside) load Shift right (in the direction QA toward QD) Shift left (in the direction QD toward QA) Inhibit clock (do nothing) Synchronous parallel loading is accomplished by applying the four bits of data and taking both m.

Datasheet Details

Part number	DM74LS194A
Manufacturer	Fairchild Semiconductor
File Size	62.09 KB
Description	4-Bit Bidirectional Universal Shift Register
Datasheet	DM74LS194A Datasheet
Additional preview pages of the DM74LS194A datasheet.

📁 Similar Datasheet

DM74LS194A - 4-Bit Bidirectional Universal Shift Register (National Semiconductor)

DM74LS190 - Synchronous 4-Bit Up/Down Counters (National Semiconductor)

DM74LS191 - Synchronous 4-Bit Up/Down Counters (National Semiconductor)

DM74LS192 - Up/Down Decade Counter (National Semiconductor)

DM74LS196 - PRESETTABLE DECADE COUNTER (National Semiconductor)

DM74LS197 - Presettable Binary Counters (National Semiconductor)

DM74LS10 - Triple 3-Input NAND Gates (National Semiconductor)

DM74LS107A - Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops (National Semiconductor)

DM74LS109A - Dual Positive-Edge-Triggered J-K Flip-Flops (National Semiconductor)

DM74LS11 - Triple 3-Input AND Gates (National Semiconductor)

Full PDF Text Transcription

Click to expand full text

DM74LS194A 4-Bit Bidirectional Universal Shift Register August 1986 Revised March 2000 DM74LS194A 4-Bit Bidirectional Universal Shift Register General Description This bidirectional shift register is designed to incorporate virtually all of the features a system designer may want in a shift register; they feature parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely: Parallel (broadside) load Shift right (in the direction QA toward QD) Shift left (in the direction QD toward QA) Inhibit clock (do nothing) Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs, S0 and S1, HIGH.

Published: Nov 17, 2005 |