Datasheet4U Logo Datasheet4U.com

DM74LS28 - Quad 2-Input NOR Buffer

Description

The DM74LS28 contains four independent gates each of which perform the logic NOR function.

Devices also available in Tape and Reel.

📥 Download Datasheet

Datasheet preview – DM74LS28

📁 Similar Datasheet

  • DM74LS283 - 4-Bit Binary Adders (National Semiconductor)
  • DM74LS20 - Dual 4-Input NAND Gates (National Semiconductor)
  • DM74LS21 - Dual 4-Input AND Gates (National Semiconductor)
  • DM74LS22 - Dual 4-Input NAND Gates (National Semiconductor)
  • DM74LS221 - Dual Non-Retriggerable One-Shot (National Semiconductor)
  • DM74LS240 - Octal TRI-STATE Buffers/Line Drivers/Line Receivers (National Semiconductor)
  • DM74LS241 - Octal TRI-STATE Buffers/Line Drivers/Line Receivers (National Semiconductor)
  • DM74LS244 - Octal TRI-STATEE Buffers/Line Drivers/Line Receivers (National Semiconductor)
  • DM74LS245 - TRI-STATE Octal Bus Transceiver (National Semiconductor)
  • DM74LS247 - BCD to 7-Segment Decoder/Driver (National Semiconductor)
Other Datasheets by Fairchild Semiconductor
  • DM74LS283 - 4-Bit Binary Adder
  • DM74LS20 - Dual 4-Input NAND Gate
  • DM74LS221 - Dual Non-Retriggerable One-Shot
  • DM74LS240 - Octal 3-STATE Buffer/Line Driver/Line Receiver
  • DM74LS241 - Octal 3-STATE Buffer/Line Driver/Line Receiver
  • DM74LS243 - Quadruple Bus Transceiver
  • DM74LS244 - Octal 3-STATE Buffer/Line Driver/Line Receiver
  • DM74LS245 - 3-STATE Octal Bus Transceiver

Full PDF Text Transcription

Click to expand full text
DM74LS28 Quad 2-Input NOR Buffer March 1989 Revised March 2000 DM74LS28 Quad 2-Input NOR Buffer General Description The DM74LS28 contains four independent gates each of which perform the logic NOR function. Ordering Code: Order Number DM74LS28M Package Number M14A Package Description 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Connection Diagram Truth Table Y = A+ B Inputs A L L H H H = HIGH logic level L = LOW logic level Output B L H L H Y H L L L © 2000 Fairchild Semiconductor Corporation DS010169 www.fairchildsemi.
Published: |