Datasheet4U Logo Datasheet4U.com
Fairchild (now onsemi) logo

DM74LS73A Datasheet

Manufacturer: Fairchild (now onsemi)
DM74LS73A datasheet preview

Datasheet Details

Part number DM74LS73A
Datasheet DM74LS73A_FairchildSemiconductor.pdf
File Size 53.28 KB
Manufacturer Fairchild (now onsemi)
Description Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops
DM74LS73A page 2 DM74LS73A page 3

DM74LS73A Overview

This device contains two independent negative-edge-triggered J-K flip-flops with plementary outputs. The J and K data is processed by the flip-flops on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the negative going edge of the clock pulse.

DM74LS73A from other manufacturers

See all manufacturers

Brand Logo Part Number Description Other Manufacturers
National Semiconductor Logo DM74LS73A DUAL NEGATIVE-EDGE-TRIGGERED MASTER-SLAVE J-K FLIP-FLOPS National Semiconductor
Fairchild (now onsemi) logo - Manufacturer

More Datasheets from Fairchild (now onsemi)

See all Fairchild (now onsemi) datasheets

Part Number Description
DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops
DM74LS75 Quad Latch
DM74LS00 Quad 2-Input NAND Gate
DM74LS02 Quad 2-Input NOR Gate
DM74LS03 Quad 2-Input NAND Gates
DM74LS04 Hex Inverting Gates
DM74LS05 Hex Inverters
DM74LS08 Quad 2-Input AND Gates
DM74LS09 Quad 2-Input AND Gates
DM74LS10 Triple 3-Input NAND Gate

DM74LS73A Distributor

Datasheet4U Logo
Since 2006. D4U Semicon. About Datasheet4U Contact Us Privacy Policy Purchase of parts