Datasheet4U Logo Datasheet4U.com

DM74LS93N - Decade and Binary Counters

This page provides the datasheet information for the DM74LS93N, a member of the DM74LS90 Decade and Binary Counters family.

Description

Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a three-stage binary counter for which the count cycle length is divide-by-five for the ’LS90 and divide-by-eight for the ’LS93.

Features

  • n Typical power dissipation 45 mW n Count frequency 42 MHz Connection Diagrams (Dual-In-Line Packages) DS006381-1 Order Number DM74LS90M or DM74LS90N See Package Number M14A or N14A DS006381-2 Order Number DM74LS93M or DM74LS93N See Package Number M14A or N14A © 1998 Fairchild Semiconductor Corporation DS006381 www. fairchildsemi. com Absolute Maximum Ratings (Note 1) Supply Voltage Input Voltage (Reset) Input Voltage (A or B) 7V 7V 5.5V Operating Free Air Temperature Range DM74LS Storage.

📥 Download Datasheet

Datasheet preview – DM74LS93N

Datasheet Details

Part number DM74LS93N
Manufacturer Fairchild Semiconductor
File Size 60.57 KB
Description Decade and Binary Counters
Datasheet download datasheet DM74LS93N Datasheet
Additional preview pages of the DM74LS93N datasheet.

📁 Similar Datasheet

  • DM74LS93N - Decade and Binary Counters (National Semiconductor)
  • DM74LS93 - Decade and Binary Counters (National)
  • DM74LS93M - Decade and Binary Counters (National Semiconductor)
  • DM74LS90 - Decade and Binary Counters (National)
  • DM74LS90M - Decade and Binary Counters (National Semiconductor)
  • DM74LS90N - Decade and Binary Counters (National Semiconductor)
  • DM74LS952 - Dual Rank 8-Bit TRI-STATE?Shift Register (National Semiconductor)
  • DM74LS95B - 4-BIR RIGHT/LEFT SHIFT REGISTER (National Semiconductor)
  • DM74LS96 - 5 Bit Shift Registers (National)
  • DM74LS962 - Dual Rank 8-Bit TRI-STATE Shift Register (National)
Other Datasheets by Fairchild Semiconductor

Full PDF Text Transcription

Click to expand full text
DM74LS90/DM74LS93 Decade and Binary Counters March 1998 DM74LS90/DM74LS93 Decade and Binary Counters General Description Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a three-stage binary counter for which the count cycle length is divide-by-five for the ’LS90 and divide-by-eight for the ’LS93. All of these counters have a gated zero reset and the LS90 also has gated set-to-nine inputs for use in BCD nine’s complement applications. To use their maximum count length (decade or four bit binary), the B input is connected to the QA output. The input count pulses are applied to input A and the outputs are as described in the appropriate truth table.
Published: |