Datasheet4U Logo Datasheet4U.com

DM74S174 - Hex/Quad D Flip-Flop

Description

These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop lo gic.

All h ave a d irect cle ar input, and the quad (DM74S175) versions feature complementary outputs from each flip-flop.

Features

  • s DM74S174 contain six flip-flops with single-rail outputs. s DM74S175 con tain fo ur fl ip-flops w ith do uble-rail outputs. s Buffered clock and direct clear inputs s Individual data input to each flip-flop s.

📥 Download Datasheet

Datasheet preview – DM74S174

Datasheet Details

Part number DM74S174
Manufacturer Fairchild Semiconductor
File Size 142.59 KB
Description Hex/Quad D Flip-Flop
Datasheet download datasheet DM74S174 Datasheet
Additional preview pages of the DM74S174 datasheet.

📁 Similar Datasheet

  • DM74S132 - Quad 2-Input Schmitt Trigger NAND Gate (National Semiconductor)
  • DM74S157 - QUAD 1 OF 2 LINE DATA SELECTORS/MULTIPLEXERS (National Semiconductor)
  • DM74S158 - QUAD 1 OF 2 LINE DATA SELECTORS/MULTIPLEXERS (National Semiconductor)
  • DM74S161 - Synchronous 4-Bit Binary Counters (National Semiconductor)
  • DM74S163 - Synchronous 4-Bit Binary Counters (National Semiconductor)
  • DM74S181 - ARITHMETIC LOGIC UNIT/FUNCTION GENERATORS (National Semiconductor)
  • DM74S182 - LOOK - AHEAD CARRY GENERATORS (National Semiconductor)
  • DM74S188 - (32 x 8) 256-BIT TTL PROM (National Semiconductor)
  • DM74S195 - 4-Bit Parallel Access Shift Registers (National Semiconductor)
  • DM74S04 - HEX INVERTING GATES (National Semiconductor)
Other Datasheets by Fairchild Semiconductor
  • DM74S175 - Hex/Quad D Flip-Flop
  • DM74S10 - Triple 3-Input NAND Gate
  • DM74S11 - Triple 3-Input AND Gate
  • DM74S112 - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop
  • DM74S133 - 13-Input NAND Gate
  • DM74S138 - Decoder/Demultiplexer
  • DM74S139 - Decoder/Demultiplexer
  • DM74S140 - Dual 4-Input NAND 50ohm Line Driver

Full PDF Text Transcription

Click to expand full text
DM74S174 • DM74S175 Hex/Quad D Flip-Flop with Clear August 1986 Revised April 2000 DM74S174 • DM74S175 Hex/Quad D Flip-Flop with Clear General Description These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop lo gic. All h ave a d irect cle ar input, and the quad (DM74S175) versions feature complementary outputs from each flip-flop. Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either th e H IGH or LOW l evel, th e D i nput si gnal has no effect at the output.
Published: |