Datasheet4U Logo Datasheet4U.com

FDG8842CZ - MOSFET

General Description

These N & P-Channel logic level enhancement mode field effect transistors are produced using Fairchild’s proprietary, high cell density, DMOS technology.

This very high density process is especially tailored to minimize on-state resistance.

Key Features

  • Q1: N-Channel.
  • Max rDS(on) = 0.4Ω at VGS = 4.5V, ID = 0.75A.
  • Max rDS(on) = 0.5Ω at VGS = 2.7V, ID = 0.67A Q2: P-Channel.
  • Max rDS(on) = 1.1Ω at VGS =.
  • 4.5V, ID =.
  • 0.41A.
  • Max rDS(on) = 1.5Ω at VGS =.
  • 2.7V, ID =.
  • 0.25A.
  • Very low level gate drive requirements allowing direct operation in 3V circuits(VGS(th).

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
FDG8842CZ MOSFET ON Semiconductor
FDG8850NZ Dual N-Channel MOSFET ON Semiconductor
FDG03 Photodiodes Thorlabs
FDG05 Photodiodes Thorlabs
FDG1024NZ Dual N-Channel MOSFET ON Semiconductor

Other Datasheets by Fairchild (now onsemi)

Part Number Description
FDG8850NZ MOSFET
FDG1024NZ N-Channel MOSFET
FDG311N N-Channel 2.5V Specified PowerTrench MOSFET
FDG312P P-Channel 2.5V Specified PowerTrench MOSFET
FDG313N N-Channel Digital FET

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
FDG8842CZ Complementary PowerTrench® MOSFET FDG8842CZ Complementary PowerTrench® MOSFET April 2007 tm Q1:30V,0.75A,0.4Ω; Q2:–25V,–0.41A,1.1Ω Features Q1: N-Channel „ Max rDS(on) = 0.4Ω at VGS = 4.5V, ID = 0.75A „ Max rDS(on) = 0.5Ω at VGS = 2.7V, ID = 0.67A Q2: P-Channel „ Max rDS(on) = 1.1Ω at VGS = –4.5V, ID = –0.41A „ Max rDS(on) = 1.5Ω at VGS = –2.7V, ID = –0.25A „ Very low level gate drive requirements allowing direct operation in 3V circuits(VGS(th) <1.5V) „ Very small package outline SC70-6 General Description These N & P-Channel logic level enhancement mode field effect transistors are produced using Fairchild’s proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance.