Description
These P-Channel enhancement mode power field effect transistors are produced using Fairchild’s proprietary, planar stripe, DMOS technology.
Features
- -12.6A, -200V, RDS(on) = 0.47Ω @VGS = -10 V Low gate charge ( typical 31 nC) Low Crss ( typical 30 pF) Fast switching 100% avalanche tested Improved dv/dt capability
S
!.
- G!
▶ ▲.
- G DS
TO-3P
FQA Series
!
D
Absolute Maximum Ratings
Symbol VDSS ID IDM VGSS EAS IAR EAR dv/dt PD TJ, TSTG TL
TC = 25°C unless otherwise noted
Parameter Drain-Source Voltage - Continuous (TC = 25°C) Drain Current - Continuous (TC = 100°C.