Description
These P-Channel enhancement mode power field effect transistors are produced using Fairchild’s proprietary, planar stripe, DMOS technology.
Features
- -36A, -150V, RDS(on) = 0.09Ω @VGS = -10 V Low gate charge ( typical 81 nC) Low Crss ( typical 110 pF) Fast switching 100% avalanche tested Improved dv/dt capability 175°C maximum junction temperature rating
S
!.
- G!
▶ ▲.
- TO-3P
G DS
FQA Series
!
D
Absolute Maximum Ratings
Symbol VDSS ID IDM VGSS EAS IAR EAR dv/dt PD TJ, TSTG TL
TC = 25°C unless otherwise noted
Parameter Drain-Source Voltage - Continuous (.