Datasheet4U Logo Datasheet4U.com

FST16232 - Synchronous 16-Bit to 32-Bit Multiplexer/Demultiplexer Bus Switch

General Description

The Fairchild Switch FST16232 is a 16-bit to 32-bit highspeed CMOS TTL-compatible synchronous multiplexer/ demultiplexer bus switch.

The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

Key Features

  • s 4Ω switch connection between two ports. s Minimal propagation delay through the switch. s Low lCC. s Zero bounce in flow-through mode. s Control inputs compatible with TTL level. Ordering Code: Order Number FST16232MEA FST16232MTD Package Number MS56A MTD56 Package.

📥 Download Datasheet

Other Datasheets by Fairchild (now onsemi)

Part Number Description
FST16232MEA Synchronous 16-Bit to 32-Bit Multiplexer/Demultiplexer Bus Switch
FST16232MTD Synchronous 16-Bit to 32-Bit Multiplexer/Demultiplexer Bus Switch
FST16233 16-Bit to 32-Bit Multiplexer/Demultiplexer Bus Switch
FST16209 18-Bit Bus Exchange Switch
FST16210 20-Bit Bus Switch
FST16211 24-Bit Bus Switch
FST16212 24-Bit Bus Exchange Switch
FST16213 24-Bit Bus Exchange Switch
FST162244 16-Bit Bus Switch with 25 Series Resistor in Outputs Preliminary
FST162244MTD 16-Bit Bus Switch with 25 Series Resistor in Outputs Preliminary

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
FST16232 Synchronous 16-Bit to 32-Bit Multiplexer/Demultiplexer Bus Switch July 1997 Revised December 1999 FST16232 Synchronous 16-Bit to 32-Bit Multiplexer/Demultiplexer Bus Switch General Description The Fairchild Switch FST16232 is a 16-bit to 32-bit highspeed CMOS TTL-compatible synchronous multiplexer/ demultiplexer bus switch. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise. The device allows two separate datapaths to be multiplexed onto, or demultiplexed from, a single path. Two control select pins (S1, S0) are synchronous and clocked on the rising edge of CLK when CLKEN is LOW. Features s 4Ω switch connection between two ports.