Datasheet4U Logo Datasheet4U.com

NM24C09 - 8K-Bit Standard 2-Wire Bus Interface Serial EEPROM

This page provides the datasheet information for the NM24C09, a member of the NM24C08 8K-Bit Standard 2-Wire Bus Interface Serial EEPROM family.

Description

The NM24C08/09 devices are 8192 bits of CMOS non-volatile electrically erasable memory.

These devices conform to all specifications in the Standard IIC 2-wire protocol and are designed to minimize device pin count, and simplify PC board layout requirements.

📥 Download Datasheet

Datasheet preview – NM24C09

Datasheet Details

Part number NM24C09
Manufacturer Fairchild Semiconductor
File Size 104.84 KB
Description 8K-Bit Standard 2-Wire Bus Interface Serial EEPROM
Datasheet download datasheet NM24C09 Datasheet
Additional preview pages of the NM24C09 datasheet.

📁 Similar Datasheet

  • NM24C09 - 8K-Bit Serial EEPROM (National)
  • NM24C02 - 2K-Bit Standard 2-Wire Bus (Fairchild)
  • NM24C03 - Serial EEPROM (National Semiconductor)
  • NM24C03 - 2K-Bit Standard 2-Wire Bus (Fairchild)
  • NM24C04 - 4K-Bit Standard 2-Wire Bus Interface Serial EEPROM (Fairchild)
  • NM24C05 - Serial EEPROM (National Semiconductor)
  • NM24C05 - 4K-Bit Standard 2-Wire Bus Interface Serial EEPROM (Fairchild)
  • NM24C08 - 8K-Bit Standard 2-Wire Bus Interface Serial EEPROM (Fairchild)
  • NM24C16 - 16K-Bit Standard 2-Wire Bus Interface Serial EEPROM (Fairchild)
  • NM24C17 - Serial EEPROM (National Semiconductor)
Other Datasheets by Fairchild Semiconductor
  • NM24C16U - (NM24C16U / NM24C17U) 16K-Bit Serial EEPROM
  • NM24C17U - (NM24C16U / NM24C17U) 16K-Bit Serial EEPROM

Full PDF Text Transcription

Click to expand full text
NM24C08/09 – 8K-Bit Standard 2-Wire Bus Interface Serial EEPROM NM24C08/09 – 8K-Bit Standard 2-Wire Bus Interface Serial EEPROM February 2000 General Description The NM24C08/09 devices are 8192 bits of CMOS non-volatile electrically erasable memory. These devices conform to all specifications in the Standard IIC 2-wire protocol and are designed to minimize device pin count, and simplify PC board layout requirements. The upper half (upper 4Kbit) of the memory of the NM24C09 can be write protected by connecting the WP pin to VCC. This section of memory then becomes unalterable unless WP is switched to VSS. This communications protocol uses CLOCK (SCL) and DATA I/O (SDA) lines to synchronously clock data between the master (for example a microprocessor) and the slave EEPROM device(s).
Published: |