Datasheet4U Logo Datasheet4U.com

74F676 - 16-Bit Serial/Parallel-In / Serial-Out Shift Register

Description

The 74F676 contains 16 flip-flops with provision for synchronous parallel or serial entry and serial output.

P15) inputs is entered on the falling edge of the Clock Pulse (CP) input signal.

Features

  • s 16-bit parallel-to-serial conversion s 16-bit serial-in, serial-out s Chip select control s Slim 24 lead 300 mil package Ordering Code: Order Number 74F676SC 74F676PC 74F676SPC Package Number M24B N24A N24C Package.

📥 Download Datasheet

📁 Similar Datasheet

  • 74F676 - 16-Bit Serial/Parallel-In / Serial-Out Shift Register (National Semiconductor)
  • 74F676 - 16-bit serial/parallel-in / serial-out shift register (Philips)
  • 74F670 - 4 x 4 register file (Philips)
  • 74F674 - 16-bit serial/parallel-in / serial-out shift register (Philips)
  • 74F604 - Dual octal latch (Philips)
  • 74F620 - Octal bus transceiver/inverting (Philips)
  • 74F621 - Octal Bus Transceiver (Philips)
  • 74F623 - OCTAL BUS TRANSCEIVERS (Texas Instruments)
  • 74F623 - Octal Bus Transceiver (Philips)
  • 74F64 - 4-2-3-2-input AND-OR-invert gate (Philips)
Other Datasheets by Fairchild
  • 74F673A - 16-Bit Serial-In / Serial/Parallel-Out Shift Register
  • 74F675A - 16-Bit Serial-In / Serial/Parallel-Out Shift Register
  • 74F620 - Inverting Octal Bus Transceiver
  • 74F64 - 4-2-3-2-Input AND-OR-Invert Gate
  • 74F640 - Octal Bus Transceiver
  • 74F645 - Octal Bus Transceiver
  • 74F646 - Octal Transceiver/Register
  • 74F646B - Octal Transceiver / Register

Full PDF Text Transcription

Click to expand full text
74F676 16-Bit Serial/Parallel-In, Serial-Out Shift Register April 1988 Revised August 1999 74F676 16-Bit Serial/Parallel-In, Serial-Out Shift Register General Description The 74F676 contains 16 flip-flops with provision for synchronous parallel or serial entry and serial output. When the Mode (M) input is HIGH, information present on the parallel data (P0–P15) inputs is entered on the falling edge of the Clock Pulse (CP) input signal. When M is LOW, data is shifted out of the most significant bit position while information present on the Serial (SI) input shifts into the least significant bit position. A HIGH signal on the Chip Select (CS) input prevents both parallel and serial operations.
Published: |