Datasheet4U Logo Datasheet4U.com

74FR16245 - 16-Bit Transceiver

Datasheet Summary

Description

The 74FR16245 contains sixteen non-inverting bidirectional buffers with 3-STATE outputs and is intended for busoriented applications.

Current sinking capability is 64 mA on both the A and B Ports.

The device is byte controlled.

Features

  • s Non-inverting buffers s Bidirectional data paths s A and B output sink capability of 64 mA, source capability of 15 mA s Separate control pins for each byte s Guaranteed pin-to-pin skew s Low 3-STATE IIL s 16-Bit version of the 74F245 or 74F645 Ordering Code: Order Number 74FR16245QC 74FR16245SSC Package Number V44A MS48A Package.

📥 Download Datasheet

Datasheet preview – 74FR16245

Datasheet Details

Part number 74FR16245
Manufacturer Fairchild
File Size 54.65 KB
Description 16-Bit Transceiver
Datasheet download datasheet 74FR16245 Datasheet
Additional preview pages of the 74FR16245 datasheet.

📁 Similar Datasheet

  • 74FR16245 - 16-Bit Transceiver (National)
  • 74FR245 - Octal Bidirectional Transceiver (National)
  • 74F00 - Quad 2-input NAND gate (NXP)
  • 74F00 - Quad 2-Input NAND Gate (Fairchild Semiconductor)
  • 74F00 - Quad 2-Input NAND Gate (National Semiconductor)
  • 74F02 - Quad 2-input NOR gate (NXP)
  • 74F02 - Quad 2-Input NOR Gate (Fairchild Semiconductor)
  • 74F02 - Quad 2-Input NOR Gate (National Semiconductor)
  • 74F04 - Hex Inverter (National Semiconductor)
  • 74F04 - Hex inverter (NXP)
Other Datasheets by Fairchild

Full PDF Text Transcription

Click to expand full text
74FR16245 16-Bit Transceiver with 3-STATE Outputs October 1989 Revised August 1999 74FR16245 16-Bit Transceiver with 3-STATE Outputs General Description The 74FR16245 contains sixteen non-inverting bidirectional buffers with 3-STATE outputs and is intended for busoriented applications. Current sinking capability is 64 mA on both the A and B Ports. The device is byte controlled. Each byte has separate control inputs which can be shorted together for full 16-bit operation. The transmit/ receive (T/Rn) inputs determine the direction of data flow through the transceiver. The output enable (OEn) inputs disable both A and B Ports by placing them in an high impedance state.
Published: |