Datasheet4U Logo Datasheet4U.com

74FR543 - Octal Latched Transceiver

Datasheet Summary

Description

The 74FR543 octal transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction.

Separate Latch Enable and Output Enable inputs are provided for each register to permit independent control of inputting and outputting in either direction of data flow.

Features

  • s Functionally equivalent to 74F543 s Back-to-back registers for storage s Bidirectional data path s A and B outputs have current sourcing capability of 15 mA and current sinking capability of 64 mA s Separate controls for data flow in each direction s Guaranteed pin-to-pin skew s Guaranteed 4000V minimum ESD protection Ordering Code: Order Number 74FR543SC 74FR543SPC Package Number M24B N24C Package.

📥 Download Datasheet

Datasheet preview – 74FR543

Datasheet Details

Part number 74FR543
Manufacturer Fairchild
File Size 48.44 KB
Description Octal Latched Transceiver
Datasheet download datasheet 74FR543 Datasheet
Additional preview pages of the 74FR543 datasheet.

📁 Similar Datasheet

  • 74FR16245 - 16-Bit Transceiver (National)
  • 74FR245 - Octal Bidirectional Transceiver (National)
  • 74F00 - Quad 2-input NAND gate (NXP)
  • 74F00 - Quad 2-Input NAND Gate (Fairchild Semiconductor)
  • 74F00 - Quad 2-Input NAND Gate (National Semiconductor)
  • 74F02 - Quad 2-input NOR gate (NXP)
  • 74F02 - Quad 2-Input NOR Gate (Fairchild Semiconductor)
  • 74F02 - Quad 2-Input NOR Gate (National Semiconductor)
  • 74F04 - Hex Inverter (National Semiconductor)
  • 74F04 - Hex inverter (NXP)
Other Datasheets by Fairchild

Full PDF Text Transcription

Click to expand full text
74FR543 Octal Latched Transceiver with 3-STATE Outputs January 1991 Revised August 1999 74FR543 Octal Latched Transceiver with 3-STATE Outputs General Description The 74FR543 octal transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent control of inputting and outputting in either direction of data flow. Both the A and B outputs will source 15 mA and sink 64 mA.
Published: |