Datasheet4U Logo Datasheet4U.com

74HC164 - 8-Bit Serial-in/Parallel-out Shift Register

General Description

The MM74HC164 utilizes advanced silicon-gate CMOS technology.

It has the high noise immunity and low consumption of standard CMOS integrated circuits.

It also offers speeds comparable to low power Schottky devices.

Key Features

  • s Typical operating frequency: 50 MHz s Typical propagation delay: 19 ns (clock to Q) s Wide operating supply voltage range: 2.
  • 6V s Low input current: 1 µA maximum s Low quiescent supply current: 80 µA maximum (74HC Series) s Fanout of 10 LS-TTL loads Ordering Code: Order Number MM74HC164M MM74HC164MTC MM74HC164N Package Number M14A MTC14 N14A Package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74HC164 8-Bit Parallel-Out Serial Shift Registers Texas Instruments
74HC164 8-Bit Serial-Input/Parallel-Output Shift Register Motorola
74HC164 shift register nexperia
74HC164 8-bit Parallel-out Shift Register Hitachi
74HC164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS Diodes

Other Datasheets by Fairchild (now onsemi)

Part Number Description
74HC148 8-3 Line Priority Encoder
74HC4046 CMOS Phase Lock Loop
74HC4538 Dual retriggerable precision monostable multivibrator
74HC541 Inverting Octal 3-STATE Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MM74HC164 8-Bit Serial-in/Parallel-out Shift Register September 1983 Revised February 1999 MM74HC164 8-Bit Serial-in/Parallel-out Shift Register General Description The MM74HC164 utilizes advanced silicon-gate CMOS technology. It has the high noise immunity and low consumption of standard CMOS integrated circuits. It also offers speeds comparable to low power Schottky devices. This 8-Bit shift register has gated serial inputs and CLEAR. Each register bit is a D-type master/slave flip-flop. Inputs A & B permit complete control over the incoming data. A LOW at either or both inputs inhibits entry of new data and resets the first flip-flop to the low level at the next clock pulse. A high level on one input enables the other input which will then determine the state of the first flip-flop.