The following content is an automatically extracted verbatim text
from the original manufacturer datasheet and is provided for reference purposes only.
View original datasheet text
www.fairchildsemi.com
ML6553
Bus Termination Regulator
Features
• Can source and sink up to 1A • Generates termination voltages for DDR SDRAM, SSTL_2 SDRAM, SGRAM, or equivalent memories • Generates termination voltages for active termination schemes for GTL+, DDR, Rambus™, VME, LV-TTL, PECL and other high speed logic • VL regulated to within 3% at 800mA • Minimum external components. Requires no feedback compensation • Fixed frequency operation for easier system integration • Lower power consumption than passive, resistor divider termination, reducing heat by as much as 50% • Separate voltages for VCCQ and PVDD
General Description
The ML6553 switching regulator is designed to convert voltage supplies ranging from 2.0V to 3.