Datasheet4U Logo Datasheet4U.com

MM74C912 - 6-Digit BCD Display Controller/Driver

General Description

The MM74C912 display controllers are interface elements, with memory, that drive a 6-digit, 8-segment LED display.

The display controllers receive data information through 5 data inputs A, B, C, D and DP, and digit information through 3 address inputs K1, K2 and K3.

Key Features

  • s Direct segment drive (100 mA typ. ) 3-STATE s 6 registers addressed like RAM s Internal oscillator and scanning circuit s Direct base drive to digit transistor (20 mA typ. ) s Internal segment decoder s TTL compatible inputs Ordering Code: Order Number MM74C912N Package Number N28B Package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MM74C912 6-Digit Display Controller / Driver National
MM74C910 256 Bit Tri-state Random Access Read/write Memory National Semiconductor
MM74C914 Hex Schmitt Trigger National Semiconductor
MM74C915 7-Segment-to-BCD Converter National Semiconductor
MM74C917 (MM74C912 / MM74C917) 6-Digit Display Controller / Driver National

Other Datasheets by Fairchild (now onsemi)

Part Number Description
MM74C911 4-Digit Expandable Segment Display Controller
MM74C914 Hex Schmitt Trigger with Extended Input Voltage
MM74C90 4-Bit Decade Counter 4-Bit Binary Counter
MM74C901 Hex Inverting TTL Buffer
MM74C905 12-Bit Successive Approximation Register

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MM74C912 6-Digit BCD Display Controller/Driver October 1987 Revised January 1999 MM74C912 6-Digit BCD Display Controller/Driver General Description The MM74C912 display controllers are interface elements, with memory, that drive a 6-digit, 8-segment LED display. The display controllers receive data information through 5 data inputs A, B, C, D and DP, and digit information through 3 address inputs K1, K2 and K3. The input data is written into the register selected by the address information when CHIP ENABLE, (CE), and WRITE ENABLE, (WE), are LOW and is latched when either CE or WE return HIGH. Data hold time is not required.